Abstract-This paper presents a digital implementation of a 3rd order chaotic system using the Euler approximation. Shortterm predictability is studied in relation to system precision, Euler step size and attractor size and optimal parameters for maximum performance are derived. Defective bits from the native chaotic output are neglected and the remaining pass the NIST SP. 800-22 tests without post-processing. The resulting optimized pseudorandom number generator has throughput up to 17.60 Gbits/s for a 64-bit design experimentally verified on a Xilinx Virtex 4 FPGA with logic utilization less than 1.85%.
I. INTRODUCTION
Good hardware pseudo-random number generators (PRNGs) remain critical for applications in communication systems [1] , cryptography [2] , and microprocessors [3] and should necessarily have high throughput and low area with good statistical properties and unpredictability. Linear PRNGs such as linear-feedback shift registers (LFSRs) and linear congruential generators (LCGs) can provide the desired high throughput and low area but being linear, are inherently predictable. Chaos theory is thus considered attractive for PRNG implementations due to high sensitivities within system dynamics [4] - [6] . Digital realizations of chaos have relied on the 1-D discrete chaotic maps [7] - [11] , that are slow and large due to multiplication and have only one dimensional output. Numerically solved multidimensional continuous-time chaotic systems [6] , [12] eliminate such drawbacks, provide multiple outputs and also have multiplier-free architectures. This paper introduces a digital implementation of a known 3rd order chaotic system with absolute value nonlinearity [13] , using the Euler approximation. Unlike earlier work [14] , [15] , this work studies the short-term predictability of the digital chaotic system wherein it is found to be dependent on the system precision, Euler step size and attractor size. Optimum parameters are derived such that the number of statistically defective bits that exhibit short-term predictability are minimized while area and throughput considerations motivate an optimal 64-bit implementation. High-significance statistically defective bits are discarded and the resulting PRNG is experimentally verified with logic utilization of less than 1.85% on a Xilinx Virtex 4 FPGA and 138 bits that pass all NIST SP. 800-22 tests [16] without post-processing.
II. FULLY DIGITAL CHAOS GENERATOR

A. Digital Realization
The 3rd order chaotic system is described as follows:
where D controls attractor size [13] . The Euler approximation (with numerical step size h = 2 −k , where k is an integer value) is applied:
The circuit schematic of the resulting pipelined structure is shown in Fig. 1 . A fixed point two's complement format with a bus width of N_B bits for each of X, Y, Z is used withN Ibits allocated to the sign and integer part and the remaining N F -bits to the fractional part. The function |X| represents the absolute value of X and is realized by using an adder/subtractor with the most-significant bit as the carry-in. X is subtracted from D if X is positive and added otherwise to follow the ODE (Ordinary Differential Equation) in (1).
B. Chaotic Response
The attractors of the output of the proposed circuit are shown in Fig. 2a-c . Fixed-point arithmetic and a numerical solution of the ODE cause the output to follow pseudochaotic trajectories [17] and verified by the positive maximum Lyapunov exponent (MLE) using [15] III. DIGITAL SHORT-TERM PREDICTABILITY
The attractor shape indicates that only a subset of the digital phase space is used by the chaotic system. Furthermore, shortterm predictability is clearly apparent through the output time waveforms in Fig. 2(d) and the non-uniform spectrum in Fig.  2 (e). In the digital domain, short-term predictability presents statistical defects in the high-significance bits of the output as illustrated in Fig. 3 . It is dependent on N I , the Euler step size h and the attractor size (through D). If the chaotic output is to be implemented as a PRNG, defective bits need to be discarded [5] , [18] . Defects are assessed by testing the output bits through the NIST SP. 800-22 suite. The set of highsignificance bits in each of {X,Y,Z} that fails the tests are judged defective. . For a given N I , the number of defective bits is independent of N F and for a given N B , an increase in N I correspondingly decreases N F , increasing in the number of defective bits. The resulting design principle suggests minimizing NI to maximize the number of fast-moving low significance bits.
A. Number of Integer Bits
B. Euler Step Size
The Euler step size h has an upper bound such that the numerical solution accurately models the behavior of the ODE [12] . Furthermore, h = 2 −k is required for hardware optimization. Fig. 5 shows number of defective bits versus N I for different values of h with N B = 64 and D = 0.5. Analysis indicates that higher Euler step sizes correspond to fewer defective bits simply because there are more truncation nonlinearities and thus greater randomness. Furthermore, the effect of different N I and the Euler step size h are independent as shown in Fig. 4 and Fig. 5 .
C. Size of the Attractor
The parameter D controls attractor size and has a minimum value necessary for chaos [13] . In this case, the lower bound is D ≈ 0.22. The upper bound is limited by the size of the available phase space (specified by N I ). The effect of different D is shown in Fig. 6 (a)-(c) where the X-Y attractor increases in size for increasing D. Fig. 7 plots max (|X|, |Y |, |Z|) versus D that result in a linear relationship: Fig. 8 shows the number of defective bits against the value of D for different N I with N B = 32 and h = 2 −5 , indicating that the best result is achieved with a value of D that maximizes the use of phase space, irrespective of the integer width. Therefore, this parameter should be optimized in conjunction with the integer width such that true optimality can be attained from (4) for a given integer width N I ,:
Note that the value D should be rounded to the available precision of the fixed-point implementation and should always be kept lower than the optimal value to ensure the absence of arithmetic overflow.
IV. OPTIMAL HARDWARE IMPLEMENTATION
Based on the analysis, minimizing short-term predictability requires: (a) The highest possible Euler step size and (b) optimizing attractor size to fully utilize the phase space. This maximizes PRNG throughput of a given chaotic system by minimizing defective bits. In such cases, the integer width should simply be minimized such that phase space utilization is maximized. For this particular system, the resulting optimal values are N I = 3, h = 2 
where the throughput of the PRNG is the product of the clock frequency F CLK (in MHz) and the number of PRNG bits N P RN G . The denominator approximates a gate count using the number of look-up-tables (LUTs) and flip-flops (FFs) utilized on the FPGA. For the given parameters, the figure of merit is shown against the bus width in Fig. 9 , wherein the optimal bus width N B is found to be 64 bits. The sensitivity to initial conditions is a well-known phenomenon in chaos [13] exampled by a positive MLE, thus {X0,Y0,Z0} are the PRNG seed values and cannot be the equilibrium points:
Given the parameters of the optimized chaos generator, if (X, Y, Z) = (±1.5, 0, 0), the PRNG would be stationary at those points and thus should specifically be excluded. Furthermore, the sensitivity is dictated by the Euler step size, wherein the different between two initial conditions must be sufficiently large to overcome truncation error. Any changes in the 5 least significant bits may be suppressed and thus only the top 59-bits should be considered. Therefore, the seed value for the optimum generator is 177-bits wide.
V. EXPERIMENTAL RESULTS
The chaotic system is implemented using the optimized parameters, the 18 most-significant bits from each of {X, Y, Z} are discarded and the remaining are concatenated together to form a PRNG, as described in [5] . Fig. 10 depicts the X −Y − Z phase plots after truncation of defective bits in which values are seen to be uniformly distributed unlike the output time series and spectrum of X from Fig. 2 . This is also reflected on the time series and the frequency response of the output. Fig. 11 shows the output X and its spectrum before and after the post-processing. In addition, the autocorrelation functions of the output will be affect as shown in Fig. 12 . The high correlation in the native chaos is suppressed to give a favorable delta-like autocorrelation function necessary for good PRNGs. Furthermore, Table I summarizes the statistical results of the absolute value of cross-correlation coefficient for each bit with every other bit after truncation of defective bits. The cross-correlations do not exceed 0.0073, indicating that the bits are reasonably uncorrelated. Statistical improvements are further expressed through the histograms of each of the three outputs before and after truncation, shown in Fig. 13 . The truncation effectively suppresses biases that inherent to the chaotic attractor and gives desirable uniformly distributed output. The NIST SP.800-22 test results in Table II utilize  6 ,000,000 iterations of the native output from the 64-bit system and the corresponding truncated output. Each output bit is individually assessed for statistical properties. Given that all the output bit-streams are reasonably uncorrelated from Table I, the full 138 bits PRNG bits can be used. The short-term predictability can be detected from the NIST data as shown in Table II . Statistical properties are enhanced after eliminating defective bits with full passage of all tests. The experimental results on a Xilinx Virtex 4 FPGA are also provided in Table II, (b) Figure 12 . Autocorrelation functions before and after truncation of defective bits for X. (b) Figure 13 . Autocorrelation functions before and after truncation of defective bits for X. utilization less than 0.63% and PRNG throughput up to 17.60 Gbits/s. Table III compares this work against other chaos-based PRNGs. Minimization of defective bits enables high efficiency PRNG throughput, surpassing previous work. Furthermore, an ASIC implementation should give much better performance than this FPGA implementation. 
VI. CONCLUSION
This paper discussed the short-term predictability of a 3rd order chaotic system against system precision, Euler step size and attractor size to maximize performance. In general, the maximum possible Euler step size with the minimum possible integer width maximizes phase space utilization. This systemindependent optimization technique can be easily applied to other digital chaotic systems. The optimal PRNG from a 64-bit implementation is obtained by truncating the defective highsignificance bits, yielding a 138-bit PRNG that passes the 
